

1       IN THE SPECIFICATION

2           The following paragraphs are rewritten pursuant to 37 C.F.R. §1.121.

3       1. Replace the paragraph beginning at page 8, line 9 of the specification with the following  
4       paragraph:

5           Figure 2 illustrates that the modulation of the supply voltage signal  $V_{dd}$  according to the  
6       invention corresponds with the modulated clock frequency. When the supply voltage signal  $V_{dd}$   
7       is at its highest level, the clock frequency C is also [[that]] at its highest level. On the other hand,  
8       when the supply voltage  $V_{dd}$  is lowest, the clock frequency C is also at its lowest level. This  
9       relationship between the modulated supply voltage  $V_{dd}$  and modulated clock frequency C  
10      produces several benefits. First, the modulated clock frequency causes circuit 10 to produce a  
11      lower average EMI emission energy over a given operating period. Second, the higher  
12      performance exhibited by circuit 10 at the higher supply voltage will support the higher clock  
13      frequency at the appropriate time in the spread spectrum cycle, and the lower voltage supplied  
14      during the slower clock frequency will help keep the power dissipation in the circuit down to  
15      acceptable levels.

16

**BEST AVAILABLE COPY**

Respectfully submitted,  
The Culbertson Group, P.C.

Dated: 75 July 2005 By: R.C.  
Russell D. Culbertson, Reg. No. 32,124  
Russell C. Scott, Reg. No. 43,103  
Trevor Lind, Reg. No. 54,785  
1114 Lost Creek Boulevard, Suite 420  
Austin, Texas 78746  
(512) 327-8932  
**ATTORNEYS FOR APPLICANT**

**CERTIFICATE OF FACSIMILE**

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office, (Fax No. 703-872-9306) on July 2, 2005.

Russell D. Culbertson, Reg. No. 32,124

1054\_312 Amendment.wpd

**BEST AVAILABLE COPY**